





MAIN CPU BUS

CA[1..23]

CD[0..15]


VIDEO TIMINGS

VIDEO COUNTER



Only readable register of the A-01. Provides an ID similar to CPS-B-21. But the ID is hardwired to 0. It still contains a read counter which could be used for security.


From the video counter, this will generate the main graphics timings. And the main sprite reset timing. It also takes care of the default 'ROMA[20..22]' values (unless WSTROM is in use)



Produces the LINE / COL bus mainly using the CLK4M pulse. You can change the initialization values using the SCANLINE register. Very similar to the CPS-B counter. But it has a HSYNC/VSYNC as input. It is surely there to synchronize two boards together.

During the WSTLUT phase, The ADDR bus iterates on the RAM addresses where the palette is. The CPS-B will take care of pointing the palette ram to the right address and do the write. The BUS-REQUEST happens after a write on PALETTE-BASE



WSTLUT



MAIN BUS

SCROLL BUS ADDRESS

During bus requests for scrolls operations, this module sets the address of the ram to get the scroll data back. This data is then put inside the SRAM.




XS[0..4]

SCROLL POSITIONS

During graphics raster, this module will compute the correct X/Y coordinates. The stars doesn't require the SRAM so it will directly outputs to the GFX bus.

The WSTROM phase is not used in the final release. The idea is to write a 64k page from RAM to video data. The PLWED are flags to write on specific chips. The CPS-B-21 will transmit data to the chips. The BUS-REQUEST becomes available after a write on WSTROM-COPY


WSTROM



BUS REQUEST SIGNALS

SCROLL SRAM

The SRAM acts as a buffer that stores the scroll data for the current row of all scroll layers. It contains 256 entries of 16+10 bits. It is written during the bus requests and it is read during the raster.





GFX TIMINGS

GFX DATA BUS

This module takes the graphics bus and converts it to GFX ROM addresses and data sent to the CPS-B for raster.

It can be interpreted as a big multiplexer which will provide the correct output based on the common bus data and on each layer.

ROMA-OUT




XSEL CDEN CPC[0..1]


Outputs internal data to ROMA / CB for testing purposes. DEBUC3 outputs the current RAM data. RAM address is set by CA and WR. DEBUC2 outputs the video counter.

This module synchronizes all the bus requests. Intents that the A-01 needs to perform. Once a bus request is decided BR goes low. When BGACK goes low, BUS-READY becomes high, ADDR becomes usable and the correct BUS-*** signal becomes low. The end of the bus request is given by a specific signal (***-END).

BUS REQUESTS MODULE




SPRITES



It's important to note that the graphics bus is not used as a raster because it happens during HBLANK. It is only there to send the colour data via the CPS-B to the VRAM.

VRAM



REWEN is given by the CPS-B. Tells if we should write the data or not (= if colour is transparent)

ROMA[0..22]

AA[0..7]

ACAS[0..1]

ASOE[0..1]

ASCK ADTOE

AD[4..12]

FWE FRAS OBJEO OBJJUP FRAME


BA[0..7]


BCAS[0..1]


BSOE[0..1]

BSCK BDTOE

BD[4..12]







The implementation is a complex state machine.
The state a 3 bit value, each value correspond to a specific bus request.

The intentions are defined by either a LINE value or a write on some registers.
Then the state transition will take the 3 bit value and produce a new state after line increment.

Report to the extra documentation to see the state machine in action.


Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /bus-requests/
File: bus-requests.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 4/83








Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /bus-requests/bus-request-state/
File: bus-request-state.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 7/83



Rev:
Id: 8/83




Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /cps-id/
File: cps-id.sch

Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 9/83







ROWSCROLL BASE




SCROLL2 BASE



SCROLL1 BASE



SCROLL3 BASE





Author: Loïc *Wyd* Petit
Licence: CC-BY

Sheet: /scroll-bus-addr/scroll-base/
File: scroll-base.sch

Title: CPS Reverse Engineering: DL-0311

Size: A3 Date: 2021-09-12
KiCad E.D.A. eschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 12/83




Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /scroll-bus-addr/scroll-bus-addr-adders/
File: scroll-bus-addr-adders.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 13/83








Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /scroll-bus-addr/scroll-bus-addr-x/
File: scroll-bus-addr-x.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 16/83








Author: Loïc *WydD* Petit
 Licence: CC-BY


Sheet: /scroll-positions/scroll-y/
 File: scroll-y.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
 KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1




Rev:
 Id: 19/83









Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /scroll-positions/scroll2/scroll2-rowscroll/		
File: scroll2-rowscroll.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 22/83






Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /scroll-positions/star2/
File: star2.sch

Title: CPS Reverse Engineering: DL-0311

Size: A3 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 24/83








Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /scroll-positions/xshift/
File: xshift.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 26/83







ROW counter is increased at pixel=14.
It works mainly due to the timings. Pixels are increased
every CLK8M cycle. And we need ROW to be ready for
the next RAS write.


Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /vram-controller/
File: vram-controller.sch

Title: CPS Reverse Engineering: DL-0311

Size: A3 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 29/83






Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /vram-controller/vram-control-signals/
File: vram-control-signals.sch


Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 31/83











RESET:
 SYNC(SPRITE-X-READY & LI) + RESET
 INC:
 LI



Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /vram-controller/vram-write-x-cnt-hi/		
File: vram-write-x-cnt-hi.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 36/83




Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /vram-controller/vram-write-x-cnt-lo/
File: vram-write-x-cnt-lo.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 37/83



Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /vram-controller/vram-write-y/
File: vram-write-y.sch

Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 38/83

RESET:
 SYNC(SPRITE-BLOCK-READY & LI) + RESET
 INC:
 SYNC(SPRITE-X-READY & LI)



Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /vram-controller/vram-write-y-cnt-hi/		
File: vram-write-y-cnt-hi.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 39/83




Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /vram-controller/vram-write-y-cnt-logic/
File: vram-write-y-cnt-logic.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 40/83







Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /wstrom/
File: wstrom.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 43/83






Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /wstrom/wstrom-addr-bus/
File: wstrom-addr-bus.sch

Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 45/83





Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /wstlut/		
File: wstlut.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 47/83




Author: Loïc *Wyd* Petit
Licence: CC-BY


Sheet: /wstlut/palette-addr/
File: palette-addr.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 48/83








Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /sprites-controller/bus-sprite-addr-main/
File: bus-sprite-addr-main.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 51/83







Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /sprites-controller/objram-base/
File: objram-base.sch


Title: CPS Reverse Engineering: DL-0311


Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A.	eeschema 5.1.7-a382d34a887ubuntu18.04.1	Id: 53/83


















Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /scroll-sram/scroll-roma/
File: scroll-roma.sch


Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 61/83



Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /scroll-sram/sram-addr-mux/		
File: sram-addr-mux.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 62/83



SCROLL1	SCROLL2	SCROLL3
Y3	Y4	Y5
0	1	1
X5	X5	1
X4	X4	1
X3	X3	X3
X2	X2	X2
X1	X1	X1
X0	X0	X0


Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /scroll-sram/sram-addr-read/
File: sram-addr-read.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Date: 2021-09-12
Rev:
Id: 63/83



SCROLL1	SCROLL2	SCROLL3
LINE3	LINE4	LINE5
0	1	1
CNT6	CNT6	1
CNT5	CNT5	1
CNT4	CNT4	CNT4
CNT3	CNT3	CNT3
CNT2	CNT2	CNT2
CNT1	CNT1	CNT1


Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /scroll-sram/sram-addr-write/
File: sram-addr-write.sch

Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 64/83





Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /scroll-sram/sram1/sram0-out-buffer/		
File: sram0-out-buffer.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 66/83




Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /scroll-sram/sram1/sram1-out-buffer/
File: sram1-out-buffer.sch

Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 67/83





Author: Loïc *WydD* Petit		
Licence: CC-BY		
Sheet: /main-signals/bus-addr-io/		
File: bus-addr-io.sch		
Title: CPS Reverse Engineering: DL-0311		
Size: A4	Date: 2021-09-12	Rev:
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1		Id: 69/83



Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /main-signals/bus-addr-out/
File: bus-addr-out.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4
Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 70/83


This part is a big and complex bus multiplexer.
Sometimes it has clear distinct lines, sometimes processing are mutualized between layers.
For the sake of clarity, I've layed down what is the result of the ROMA bus
after everything is applied (assuming no DEBUG flag)


OPERATIONS									
ROMA	Sprites	Scroll 1	Scroll 2	Scroll 3	Star 1	Star 2	WSTROM		
0	YFLIP(Y0)	YFLIP(Y0)	YFLIP(Y0)	XFLIP(Y0)	Y0	Y0	ADDR0		
1	YFLIP(Y1)	YFLIP(Y1)	YFLIP(Y1)	YFLIP(Y1)	Y1	Y1	ADDR1		
2	YFLIP(Y2)	YFLIP(Y2)	YFLIP(Y2)	YFLIP(Y2)	Y2	Y2	ADDR2		
3	YFLIP(Y3)	ADDR4	YFLIP(Y3)	YFLIP(Y3)	Y3	Y3	ADDR3		
4	ADDR4	ADDR5	ADDR4	YFLIP(Y4)	Y4	Y4	ADDR4		
5	ADDR5	ADDR6	ADDR5	YFLIP(Y5)	ADDR4	ADDR4	ADDR5		
6	ADDR6	ADDR7	ADDR6	ADDR4	ADDR5	ADDR5	ADDR6		
7	ADDR7	ADDR8	ADDR7	ADDR5	ADDR6	ADDR6	ADDR7		
8	ADDR8	ADDR9	ADDR8	ADDR6	ADDR7	ADDR7	ADDR8		
9	ADDR9	ADDR10	ADDR9	ADDR7	ADDR8	ADDR8	ADDR9		
10	ADDR10	ADDR11	ADDR10	ADDR8	ADDR9	ADDR9	ADDR10		
11	ADDR11	ADDR12	ADDR11	ADDR9	ADDR10	ADDR10	ADDR11		
12	ADDR12	ADDR13	ADDR12	ADDR10	ADDR11	ADDR11	ADDR12		
13	ADDR13	ADDR14	ADDR13	ADDR11	ADDR12	ADDR12	ADDR13		
14	ADDR14	ADDR15	ADDR14	ADDR12	ADDR13	ADDR13	ADDR14		
15	ADDR15	ADDR16	ADDR15	ADDR13	ADDR14	ADDR14	ADDR15		
16	ADDR16	ADDR17	ADDR16	ADDR14	ADDR15	ADDR15	ADDR16		
17	ADDR17	ADDR18	ADDR17	ADDR15	ADDR16	ADDR16	ADDR17		
18	ADDR18	ADDR19	ADDR18	ADDR16	ADDR17	ADDR17	ADDR18		
19	ADDR19	0	ADDR19	ADDR17	ADDR18	ADDR18	ADDR19		
20	ADDR20	ADDR20	ADDR20	ADDR18	ADDR19	ADDR19	ADDR20		
21	ADDR21	ADDR21	ADDR21	ADDR21	ADDR21	ADDR21	ADDR21		
22	ADDR22	ADDR22	ADDR22	ADDR22	ADDR22	ADDR22	ADDR22		

Notes:
- Flips are noted as F(A) = A xnor F
- ADDR is the GFX-ADDR bus and Y is the ROMA-Y bus

If we go beyond and resolve each ADDR value, we get the following lookup table
There are timing considerations to have regarding the channel but the overall idea is there.

OPERATIONS									
Bit	Sprites	Scroll 1	Scroll 2	Scroll 3	Star 1	Star 2	WSTROM		
0	YFLIP(COL5)	YFLIP(Y0)	YFLIP(Y0)	XFLIP(X1)	Y0	Y0	CNT0		
1	YFLIP(COL6)	YFLIP(Y1)	YFLIP(Y1)	YFLIP(Y1)	Y1	Y1	CNT1		
2	YFLIP(COL7)	YFLIP(Y2)	YFLIP(Y2)	YFLIP(Y2)	Y2	Y2	CNT2		
3	YFLIP(COL8)	TILE0	YFLIP(Y3)	YFLIP(Y3)	Y3	Y3	CNT3		
4	TILE0	TILE1	TILE0	YFLIP(Y4)	Y4	Y4	CNT4		
5	XTILE1	TILE2	TILE1	YFLIP(Y4)	Y5	Y5	CNT5		
6	XTILE2	TILE3	TILE2	TILE0	Y6	Y6	CNT6		
7	XTILE3	TILE4	TILE3	TILE1	Y7	Y7	CNT7		
8	YTILE0	TILE5	TILE4	TILE2	STARX0	STARX0	CNT8		
9	YTILE1	TILE6	TILE5	TILE3	STARX1	STARX1	CNT9		
10	YTILE2	TILE7	TILE6	TILE4	STARX2	STARX2	CNT10		
11	YTILE3	TILE8	TILE7	TILE5	STARX3	STARX3	CNT11		
12	BASE0	TILE9	TILE8	TILE6	Y8	Y8	CNT12		
13	BASE1	TILE10	TILE9	TILE7	0	0	CNT13		
14	BASE2	TILE11	TILE10	TILE8	0	0	CNT14		
15	BASE3	TILE12	TILE11	TILE9	0	0	CNT15		
16	BASE4	TILE13	TILE12	TILE10	0	0	CNT16		
17	BASE5	TILE14	TILE13	TILE11	0	0	CNT17		
18	BASE6	TILE15	TILE14	TILE12	0	0	CNT18		
19	BASE7	0	TILE15	TILE13	0	0	CNT19		
20	0	1	0	1	0	0	CNT20		
21	0	0	1	1	0	0	CNT21		
22	0	0	0	0	1	1	CNT22		






Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /raster-out/gfx-attr-out/
File: gfx-attr-out.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 72/83




Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /raster-out/roma-control-signals/
File: roma-control-signals.sch


Title: CPS Reverse Engineering: DL-0311


Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 73/83









Author: Loïc *WydD* Petit
Licence: CC-BY


Sheet: /raster-out/roma-mux-18-19/
File: roma-mux-18-19.sch


Title: CPS Reverse Engineering: DL-0311


Size: A4
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Date: 2021-09-12

Rev:
Id: 77/83







Author: Loïc *WydD* Petit
Licence: CC-BY

Sheet: /raster-out/roma-mux-out/
File: roma-mux-out.sch

Title: CPS Reverse Engineering: DL-0311

Size: A4 Date: 2021-09-12
KiCad E.D.A. eeschema 5.1.7-a382d34a887ubuntu18.04.1

Rev:
Id: 81/83

